

WHAT IS CLAIMED IS:

1 1. A method of managing power consumption in a computing system
2 having a plurality of performance states, including a maximum performance state and
3 a plurality of other performance states that provide successively less performance
4 capability for an integrated circuit, the method comprising:
5 determining utilization of the integrated circuit;
6 comparing the determined utilization to a threshold utilization value; and
7 if the determined utilization is above the threshold utilization value, entering a
8 predetermined performance state as a next performance state, skipping
9 any performance states between a current performance state and the
10 predetermined performance state.

1 2. The method as recited in claim 1 wherein the predetermined
2 performance state is a maximum performance state.

1 3. The method as recited in claim 1 wherein the predetermined
2 performance state is a near maximum performance state.

1 4. The method as recited in claim 1 further comprising:
2 comparing the CPU utilization to a second threshold utilization value; and
3 if the CPU utilization is below the second threshold utilization value, entering
4 a next lower performance state as the next performance state.

1 5. The method as recited in claim 1 further comprising:
2 comparing the CPU utilization to a second threshold utilization value;
3 if the CPU utilization is below the second threshold utilization value, entering
4 a lower performance state as the next performance state, the lower
5 performance state being determined according to CPU utilization.

1 6. The method as recited in claim 4 wherein the performance state is
2 lowered by reducing at least one of the voltage and frequency.

09/27/2011 16:29:28

1
2

1
2

1
2

1
2
3
4
5
6
7
8
9
10
11

1
2
3
4
5
6
7
8
9

1
2

- 1
- 2
- 3
- 4
- 5
- 6

- 1
- 2
- 3
- 4
- 5
- 6
- 7

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10

- 1
- 2
- 3
- 4

1 25. The computer program product as recited in claim 23 wherein the
2 target performance state is one of a maximum performance state and a near maximum
3 performance state.

1 26. The computer program product as recited in claim 23 further
2 comprising:
3 a third instruction sequence operable to change operation of the processor
4 from the current performance state to a target lower performance state
5 in response to a determination that the utilization is below a second
6 threshold utilization value.

1 27. The computer program product as recited in claim 26 wherein the
2 target lower performance state is one of a plurality of lower performance states
3 determined according to CPU utilization.

1 28. The computer program product as recited in claim 26 wherein the
2 lower performance state is always a next lower performance state.

09876291-060701
T070990-T6297860